What Is Claimed Is:

1

2

- A method for verifying optimization of processor link 1 for a system comprising a Northbridge, a bus coupled between a 2 CPU and the Northbridge, and a Southbridge, the method 3 comprising the following steps: 4 5 setting an initial bus width and an initial bus frequency the bus coupled between the CPU and the 6 Northbridge, wherein the bus operates at the initial 7 bus width and the initial bus frequency; 8 generating a read request to read the Southbridge; 9 output of a bus disconnection signal by the Southbridge to 10 disconnect the CPU and the Northbridge when the 11 Southbridge receives the read request, initializing 12 a timer for calculating an elapsed time value and 13 outputting an optimization verification signal with 14 15 a first voltage level; output of a bus connection signal by the Southbridge when 16 the elapsed time value reaches a predetermined value 17 transforming the voltage level 18 optimization verification signal to a second voltage 19 level; and 20 reconnection of the CPU and the Northbridge by the bus 21 according to the bus connection signal, wherein the 22 bus operates at another bus operating bus width and 23 another bus operating frequency. 24
 - 2. The method for verifying optimization of processor link as claimed in claim 1, wherein the bus is a lightning data transport bus.

- The method for verifying optimization of processor
- link as claimed in claim 1, wherein the bus is a hyper-transport
- 3 bus.
- 1 4. The method for verifying optimization of processor
- 2 link as claimed in claim 1, further comprising the step of
- 3 setting an optimized bus operating bus width and an optimized
- 4 bus operating frequency of the bus.
- 1 5. The method for verifying optimization of processor
- 2 link as claimed in claim 4, wherein the bus operates at the
- 3 optimized bus operating bus width and the optimized bus
- 4 operating frequency when the CPU and the Northbridge are
- 5 reconnected.
- 1 6. The method for verifying optimization of processor
- 2 link as claimed in claim 1, wherein the bus disconnection signal
- and the bus connection signal are output by a single output
- 4 terminal.
- 7. The method for verifying optimization of processor
- 2 link as claimed in claim 1, wherein the bus disconnection signal
- and the bus connection signal are generated by asserting and
- 4 de-asserting a signal output by the Southbridge.
- 1 8. The method for verifying optimization of processor
- 2 link as claimed in claim 1, wherein the optimization
- 3 verification signal is output by a signal level detection
- 4 circuit.
- 1 9. The method for verifying optimization of processor
- 2 link as claimed in claim 1, wherein the signal level detection

1

2

3

4

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

- circuit comprises a flip-flop and an OR logic gate coupled to the flip-flop, the flip-flop outputs the optimization verification signal with the first voltage level when the Southbridge outputs the bus disconnection signal, and outputs the optimization verification signal with the second voltage level when the Southbridge outputs the bus connection signal
- 1 10. The method for verifying optimization of processor 2 link as claimed in claim 8, wherein the signal level detection 3 circuit is coupled to the output terminal of the Southbridge.
 - 11. The method for verifying optimization of processor link as claimed in claim 8, wherein the signal level detection circuit is coupled to the input terminals of the CPU or the Northbridge.
 - 12. A method for verifying optimization of processor link for a system comprising a Northbridge, a bus coupled between the CPU and the Northbridge, and a Southbridge, the method comprising the following steps:

setting an initial bus width, an initial bus frequency, a bus operating bus width and a bus operating frequency of the bus coupled between the CPU and the Northbridge, wherein the bus operates at the initial bus width and the initial bus frequency;

setting an optimized bus operating bus width and an optimized bus operating frequency of the bus;

generating a read request to read the Southbridge;

output of a bus disconnection signal by the Southbridge to disconnect the CPU and the Northbridge when the Southbridge receiving the read request,

16	initializing a timer for calculating an elapsed time
17	value and outputting an optimization verification
18	signal with a first voltage level;
19	output of a bus connection signal by the Southbridge when
20	the elapsed time value reaches a predetermined value
21	and transforming the voltage level of the
22	optimization verification signal to a second voltage
23	level; and
24`	reconnection of the CPU and the Northbridge by the bus
25	according to the bus connection signal, wherein the
26	bus operates at the optimized bus operating bus width
27	and the optimized bus operating frequency.

- 1 13. The method for verifying optimization of processor 2 link as claimed in claim 12, wherein the bus is a lightning data 3 transport bus.
- 1 14. The method for verifying optimization of processor 2 link as claimed in claim 12, wherein the bus is a hyper-transport 3 bus.
- 1 15. The method for verifying optimization of processor 2 link as claimed in claim 12, wherein the bus disconnection signal 3 and the bus connection signal are output by a single output 4 terminal.
- 1 16. The method for verifying optimization of processor 2 link as claimed in claim 12, wherein the bus disconnection signal 3 and the bus connection signal are generated by asserting and 4 de-asserting a signal output by the Southbridge.

1 2

3

4 5

6

7

8

1

2

4

- 1 17. The method for verifying optimization of processor 2 link as claimed in claim 12, wherein the optimization 3 verification signal is output by a signal level detection 4 circuit.
 - 18. The method for verifying optimization of processor link as claimed in claim 17, wherein the signal level detection circuit comprises a flip-flop and an OR logic gate coupled to the flip-flop, the flip-flop outputs the optimization verification signal with the first voltage level when the Southbridge outputs the bus disconnection signal, and outputs the optimization verification signal with the second voltage level when the Southbridge outputs the bus connection signal
- 1 19. The method for verifying optimization of processor 2 link as claimed in claim 12, wherein the signal level detection 3 circuit is coupled to the output terminal of the Southbridge.
 - 20. The method for verifying optimization of processor link as claimed in claim 12, wherein the signal level detection circuit is coupled to the input terminals of the CPU or the Northbridge.